IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

UDAY SHAH

MARK L. DOCZY

JUSTIN K. BRASK

JACK KAVALIEROS

MATTHEW V. METZ

ROBERT S. CHAU

)

Serial No.: unknown

Filed: unknown

For: A METHOD FOR MAKING A SEMICONDUCTOR DEVICE WITH A METAL GATE ELECTRODE

Commissioner for Patents

P.O. Box 1450 Alexandria, VA 22313-1450 Art Unit: unknown

Examiner: unknown

Attorney Docket: P18611

INFORMATION DISCLOSURE STATEMENT

Sir:

This Information Disclosure Statement is being submitted under 37 C.F.R. §1.97(b). Enclosed is a copy of Information Disclosure Citation Form PTO-1449 together with copies of the references cited on that form. It is respectfully requested that the cited references be considered and that the enclosed copy of Information Disclosure Citation Form PTO-1449 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

Pursuant to 37 C.F.R. § 1.97, the submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made and is not to be construed as an admission that the information cited in this statement constitutes prior art or is otherwise material to patentability.

- 1 -

LJV/cak (10/01/97)

Respectfully submitted,

Dated: <u>Marl 22</u> 2011 Y

Mark V. Seeley Reg. No. 32,299

Intel Corporation Mail Stop SC4-202 2200 Mission College Blvd. Santa Clara, CA 95052-8119 (408) 765-7382

Form PTO-	1449 (M	lodified)	Atty Docket	Atty Docket No.: P18611			Serial No.: Unknown				
List of Patents and Publications Statement						Applicant: Uday Shah et al.					
(Use several sheets if necessary)						Filing Date: March 22, 2004					
REFERENC	E DESI	GNATION		U.S. PATENT DOCUMENTS							
Examiner Initials		Docum	Document No.				Class	Sub- Class		Filing date if appropriate	
	A	A 6,063,6	SOR	Tseng	et al		438	585	+		
	A		6,184,072 B1		Kaushik et al.		438		197		
	A		6,420,279 B1		Ono et al.		438	785			
		AD 6,475,874 B2			Xiang et al.		438	396			
	AE 6,514,828 B2				Ahn et al.		438 240				
	AF 6,544,906 B2			Roton	Rotondaro et al.		438	785			
	AG 6,617,209 B1				Chau et al.		438	240			
AH			6,617,210 B1		Chau et al.		438	240			
Al			6,620,713 B2		Arghavani et al.		438	585			
AJ			6,689,675 B1		Parker et al.		438	585	-		
Ak			6,696,327 B1		Brask et al.		438	197	 		
			6,696,345 B2 US2002/0197790 A1		Chau et al. Kizilyalli et al.		438	387	-	-	
			US2003/0032303 A1		Yu et al.		438	770	+	*	
	A		US2003/0045080 A1		Visokay et al.		438	591	+		
<u></u>			302250,00 10000 A1		Tioonay or al.		1730	331	+		
	Do	cument No.	FOR		IGN PATENT DOCUMENTS Country Clas			Sub-Class Translation			
AC											
AR			<u> </u>								
			ART (Includ					•	1.4.4	1156	
	Polishchuk et al., "Dual Workfunction CMOS Gate Technology AS www.eesc.berkeley.edu, 1 page Doug Barlage et al. "High Frequency Response of 100pm International Computations of 100pm International Computations of 100pm International Computational Computations of 100pm International Computational									•	
	AT	Doug Barlage et al., "High-Frequency Response of 100nm Integrated CMOS Transistors with High-K Gate Dielectrics", 2001 IEEE, 4 pages Lu et al., "Dual-Metal Gate Technology for Deep-Submicron CMOS Devices", dated April 29,									
	ΑU	2003, 1 page									
	AV	Schwantes et al., "Performance Improvement of Metal Gate CMOS Technologies with Gigabit Feature Sizes", Technical University of Hanburg-Harburg, 5 pages									
	AW	Brask et al., "A Method for Making a Semiconductor Device Having a Metal Gate Electrode," Serial No. 10/704,497, Filed November 6, 2003									
							Layer", Serial No. 10/704,498, Filed November				
	AY	Brask et al., "A Method for Making a Semiconductor Device with a Metal Gate Electrode tha Formed on an Annealed High-K Gate Dielectric Layer", Serial No. 10/742,678, Filed Decem 19, 2003									
	AZ	, —							-		
Examiner	- ***			Date Con	sidered			 -			
			considered, w nance and not								

Express Mail Label No.: EV 324060214 US